| Index | index by Group | index by Distribution | index by Vendor | index by creation date | index by Name | Mirrors | Help | Search |
| Name: libcpuid-tools | Distribution: SUSE Linux Enterprise 15 SP3 |
| Version: 0.5.1+git.1616323866 | Vendor: openSUSE |
| Release: bp153.1.1 | Build date: Tue Apr 13 23:19:33 2021 |
| Group: Development/Libraries/C and C++ | Build host: goat09 |
| Size: 28398 | Source RPM: libcpuid-0.5.1+git.1616323866-bp153.1.1.src.rpm |
| Packager: https://bugs.opensuse.org | |
| Url: https://github.com/anrieff/libcpuid | |
| Summary: Tools based on libcpuid | |
This package provides tools based on libcpuid.
BSD-2-Clause
* Fri Mar 26 2021 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.5.1+git.1616323866:
* Doxygen: remove deprecated option
* Release version 0.5.1 (#151)
* Tests: fix truncation warnings in convert_instlatx64
* Fix warning with a comment
* DB: add Rocket Lake
* DB: add Milan
* Tests: fix --create argument in convert_instlatx64 tool
* DB: add Cezanne
* DB: add Xeon E3 1275
* CI: use microsoft/setup-msbuild@v1.0.2
* CI: fix deprecated commands
* Tests: add Core i5 8265U (Whiskey Lake-U)
* DB: add Whiskey Lake-U
* Tue Nov 24 2020 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.5.0+git.20201114:
* Tests: fix path for cpuid_tool When we use CMake, the 'cpuid_tool' binary is in the 'build' directory
* DB: add Vermeer https://en.wikichip.org/wiki/amd/cores/vermeer Test file converted from http://users.atw.hu/instlatx64/AuthenticAMD/AuthenticAMD0A20F10_K19_Vermeer_CPUID1.txt
* DB: add Gemini Lake https://en.wikichip.org/wiki/intel/cores/gemini_lake Reported in X0rg/CPU-X#164
* DB: add Comet Lake-U https://en.wikipedia.org/wiki/Comet_Lake_(microprocessor)#U-series_(Medium_power) Reported in X0rg/CPU-X#162
* DB: add Kaby Lake-G https://en.wikichip.org/wiki/intel/cores/kaby_lake_g Test file converted from http://users.atw.hu/instlatx64/GenuineIntel/GenuineIntel00906E9_KabylakeG_CPUID.txt
* DB: add Kaby Lake Refresh https://en.wikichip.org/wiki/intel/cores/kaby_lake_r Core i5 8250U was detected as Coffee Lake wrongly. Reported in X0rg/CPU-X#161
* Thu Nov 05 2020 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.5.0+git.20201019:
* Fixes issue #148: CMake build script not in 0.5.0 tarball release
* Thu Aug 13 2020 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.5.0+git.20200528:
* Related to c2645d0. Convert all python scripts to Python 3.
* Add Downloads section on Readme.md Close #140
* Add I-Nex to the users list
* Tue May 26 2020 Martin Pluskal <mpluskal@suse.com>
- Update to version v0.5.0+git.20200526:
* CI: remove 'v' prefix in assets
* CI: checkout sources before making release
* Release version 0.5.0 (#146)
* Add GitHub workflows for CI/CD - CI: it will check code consistency and run tests for all events (except for tags) - CD: it will build all assets and create a draft Close #122
* check-consistency: return error count
* Fix code consistency Result before this patch:
* CMake: fix include directory
* CMake: fix build on Windows
* CMake: fix install target's export
* tests: fix unused-result warning in convert_instlatx64 tool
* Update .gitignore
* CMake: fix Unix install and format
* Add config file for cmake-format It formats CMakeLists.txt files See https://github.com/cheshirekow/cmake_format
* Doxygen: upgrade Doxyfile to avoid warnings warning: Tag 'PERL_PATH' at line 1032 of file '/libcpuid/build/libcpuid/Doxyfile' has become obsolete. To avoid this warning please remove this line from your configuration file or upgrade it using "doxygen -u" warning: argument 'a4wide' for option PAPER_TYPE is not a valid enum value Using the default: a4!
* Doxygen: turn on quiet mode It is too noisy with CMake
* Detect AVX512VBMI and AVX512VBMI2 features on Intel CPUs More information: https://en.wikichip.org/wiki/x86/avx-512 Resolve #134
* Detect ABM feature on Intel CPUs Resolve #144
* Detect RDSEED/ADX/SHA_NI features on AMD CPUs These x86 instruction set extensions are present since Zen micro-architecture Resolve #145
* Update cpuid_main.c
* DB: add Ivy Bridge-E (Xeon)
* Tests: update all tests to add fields for L1I
* Tests: update to add L1I information Related to 25d0614811991c855ce7db0d898dbc6200dfa840 Dump of Core i5 520m from CPU-X#119
* Add L1 Instruction Cache information Some CPUs does not have the same associativity for L1D and L1I, as reported in X0rg/CPU-X#119 It adds l1_instruction_assoc and l1_instruction_cacheline in cpu_id_t To avoid confusing, also adds l1_data_assoc and l1_data_cacheline l1_assoc and l1_cacheline are leave untouched for backward compatibility
* Ignore .vscode directory Yes, 0b05f45e03b0aa39a65eba9451b59c9381e8474c was about VS Code
* Tests: add amd_fn8000001dh subleaf See e562798cecf4af852fdfef4b0e7bf159a5d9b4de
* Tests: parse subleafs in convert_instlatx64 Also, it adds 0xffffffff when data is not available, so all lines are presents
* Re-fix L3 cache associativity detection on AMD Zen 2 CPUs Previous commit: 848394ee460c70298f91569d33f2c156bddb0f6c
* Applied a patch from @tavplubix
* Use constant for registers name It helps when reading technical documentation and it avoids 'magic values'
* Remove all trailling spaces It is annoying with some text editors
* DB: fix Rome extended model
* DB: add Renoir APUs
* Tests: add Core i5 8250U Related to X0rg/CPU-X#129
* DB: add Ice Lake CPUs
* DB: add Comet Lake CPUs
* DB: add Coffee Lake Refresh It differs from Coffee Lake by stepping Core i5 9400 and 9500 will still be detected as Coffee Lake because it only differs by revision...
* DB: add Coffee Lake-U It differs from Kaby Lake-U by stepping
* DB: add Cannon Lake CPUs
* DB: clarify Intel Generations
* tests: remove duplicate addresses in RAW part
* tests: fix convert_instlatx64 tool
* Fix L3 cache associativity detection on AMD Zen 2 CPUs
* Fix CMake
* Add CMake
* Add CMake
* Thu Jan 23 2020 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.4.1+git.20200102:
* DB: Add Threadripper (Castle Peak)
* Fix compilation on non-x86/ARM architectures.
* Add support for get_total_cpus on Haiku.
* Some typo fixes in human readable text.
* Add Xeon CLX (Cascade lake-based) using data from PR #129
* add support to feature intel avx512_vnni
* AARCH64 stub
* Ignore convert_instlatx64 binary
* add Hygon Dhyana C86 7seris test file
* Add Hygon Dhyana detect support
- Switch to _service
* Fri Feb 15 2019 Jan Engelhardt <jengelh@inai.de>
- Use noun phrase in summaries.
* Thu Feb 14 2019 Martin Pluskal <mpluskal@suse.com>
- Update to version 0.4.1:
* Better support for Skylake Core i5 (#76)
* Misdiagnosis microarchitecture for i3-3220T (#81)
* Ability to dump MSR values to a file (PR #82)
* AMD Ryzen support (#86)
* Support for Coffee and Kaby Lake (#104)
* Support for Raven Ridge and Threadripper (#106)
* Support for Pinnacle Ridge (#111)
* Fix P-III Celeron misdetection
* Support for Skylake-X (#116)
* Support for Zen+ Threadripper
* Thu Jun 08 2017 mpluskal@suse.com
- Enable internal tests
* Mon Nov 28 2016 mpluskal@suse.com
- Update to version 0.4.0:
* A backwards-incompatible change, since the sizeof
cpu_raw_data_t and cpu_id_t are now different.
* Better detection of AMD clock multiplier with msrinfo.
* Support for Intel SGX detection
- Some packaging cleanups
* Use url as source
* Split binary from devel package
* Sun Oct 16 2016 dap.darkness@gmail.com
- Update from 0.1.0 to 0.3.0:
* Added intel_fn11 fields to cpu_raw_data_t to handle
new processor topology enumeration required on Core i7
* Support for Intel Nehalem architecture CPUs (Core i7, Xeon i7)
* Added support for greater more accurate CPU clock measurements
with cpu_clock_by_ic()
* Support for AMD Bulldozer CPUs, 128-bit SSE unit size checking.
A backwards-incompatible change, since the sizeof cpu_id_t is
now different.
* Support for Ivy Bridge, and detecting the presence of the
RdRand instruction.
* Support for newer processors up to Haswell and Vishera
* Fix clock detection in cpu_clock_by_ic() for Bulldozer
* Support for detection of AVX/AVX2/BMI1/BMI2
* More entries supported in cpu_msrinfo()
* Rename of some CPU codenames, made more consistent
* *BSD and Solaris support (unofficial)
* A backwards-incompatible change, since the sizeof
cpu_raw_data_t and cpu_id_t are now different.
* Support for processors up to Skylake.
* Fix clock detection in cpu_clock_by_ic() for Skylake.
* Support up to 8 subleaf entries for CPUID leaf 04 and detection
of L4 cache.
* MSR functions supported on FreeBSD.
* INFO_VOLTAGE request supported by cpu_msrinfo().
/usr/bin/cpuid_tool /usr/share/man/man1/cpuid_tool.1.gz
Generated by rpm2html 1.8.1
Fabrice Bellet, Tue Jul 9 14:00:23 2024